This paper presents a novel 3D structured ASIC platform that lowers the development effort required to deploy 3D integration technologies in cost sensitive, low-volume applications. The key advantage of this structured 3D ASIC architecture, over custom 3D ASICs, is a fixed vertical interconnect pattern that is programmed by a single 2D metalvia mask, allowing individual die levels to be rapidly designed, fabricated, and assembled. The first silicon realization of this architecture is a 3D-stackable 12x12mm structured ASIC die with 42K interconnects, which is resource compatible with an existing 2D structured ASIC device of the same size. 3D die s tacks built using this platform are also intended to be a less costly and more flexible replacement for a large 20x20mm monolithically integrated structured ASIC device. This 3D structured ASIC platform was designed and fabricated in Sandia's 0.35-µm foundry, and high-density front-end-of-line through silicon vias (TSVs) were developed to implement the 3D vertical interconnects . 
Introduction
While 3D integration technologies offer performance, energy, and size improvements for Application Specific Integrated Circuits (ASICs) [1] , the additional 3D processing steps and added design complexity increase the already escalating cost and time required to develop a custom ASIC [2] . Current 3D cost constraints will likely limit the near-term 3D production implementations to expensive highperformance parts, such as processors [3] and sensor read out circuits [4] , and to high-volume generic parts, such as memories [5] and Field Programmable Gate Arrays (FPGAs) [6] . Cost sensitive ASICs, with mid to low-volume production needs, are unlikely to adopt 3D technologies until the incremental increase in development and production costs are competitive to existing 2D technologies.
A 3D-stacked structured ASIC platform, as shown in Figure 1 , is one possible solution for cost-sensitive applications looking to benefit from 3D packaging technologies. The basic building block of the 3D stack in this platform consists of a 2D structured ASIC die, which uses a one-time metal-via mask to configure user designs into the silicon. Since each 2D structured ASIC die can be partially pre-fabricated before the configuration via layer, they can be produced in significantly shorter time and at a lower cost than custom ASIC die. After each 2D structured ASIC die completes final fabrication, it is assembled into a vertical stack and becomes a 3D structured ASIC. Although the 1 Sandia National Laboratories is a multi program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy' s National Nuclear Security Administration under contract DE-AC04-94AL85000. number and location of the 3D interconnects between the stacked dies is fixed, each level in the 3D structured ASIC implementation determines how the 3D interconnects are used. In addition, custom die, such as memories or analog units, can be included in the 3D structured ASIC stack if they adhere to the standardized 3D interconnect pattern. This structured 3D stack design enables the realization of low-cost, quick-turn 3D ASIC products.
This paper describes the port of an existing 2D structured ASIC device to the 3D domain, wherein 42K vertical interconnect pads were added to the die to facilitate 3D communication and power delivery. Detailed analysis of the 2D structured ASIC layout was performed to understand the density and resource tradeoffs in adding 3D interconnects to an already existing and highly optimized 2D layout. Compromises in the number of 3D interconnects were made to preserve the die size and transistor count of the 2D device. The resulting 3D structured ASIC platform supports typical 3D assembly techniques [7] , including face-to-face and faceto-back stacking with through silicon vias (TSVs). 978-1-4799-0232-3/13/$31.00 ©2013 IEEEBackground As compared to custom (standard-cell) ASIC devices, structured ASIC designs provide rapid turn-around times and lower non-recurring engineering (NRE) costs [8] . Additional benefits include increased level of design automation, greater re-use of test and packaging infrastructure, quicker design debug cycles, and leveraged cost savings for qualification testing and yield improvement [9] [10] [11] . Structured ASICs have comparable performance to custom ASICs, while offering much of the design flexibility associated with an FPGA. However, in high-volume production the silicon cost of a structured ASIC may be higher than a non-pad-limited custom ASIC, since most application designs will not use 100% of the chip resources and unused silicon area may be wasted. As a result, the primary market for 2D structured ASIC devices has largely focused on low-volume, costsensitive applications, where FPGA or commercial-off-theshelf devices do not meet the performance requirements and a custom ASIC is too costly. Figure 2 illustrates two existing 2D structured ASICs developed for Sandia's 0.35-um foundry, as well as the 3D structured ASICs that will be described in this paper. The 6M-2D device is a 12x12-mm chip with 6M transistors, and has rapidly supplanted traditional Sandia custom ASIC designs [12] . The 18M-2D device is a 20x20-mm chip with 18M transistors, and was developed to support applications requiring more logic and memory resources. However, the increased silicon costs of the larger die and the difficulty in matching the ratio of logic to memory with rapidly changing application needs made it hard to justify as a product. To overcome these cost and design resource limitations, and without switching to a smaller foundry node, developing a 3D structured ASIC with vertical interconnects was the next logical step. The 6M-3D die is based on the 6M-2D design, but has been modified to include a fixed vertical interconnect consisting of 21K pads on both the top and back faces of the die for signal and power delivery. The 12M-3D and 18M-3D devices are 2-level and 3-level 3D stacked structured ASICs built using the 6M-3D die. Additional 3D variants using the 6M-3D die are possible, such as combining it with memory or analog levels to target different application domains more easily than with a monolithically integrated structured ASIC.
While the performance, power, and integration benefits of 3D devices have grown in recent years, the 3D technology infrastructure is still maturing and the ultimate cost benefit is not yet known. Previous cost studies have analyzed in detail the existing 3D design and processing options , such as optimal die size, transistor technology node, wafer-to-wafer (W2W) versus die-to-wafer (D2W) assembly, and the impact of wafer and assembly yields [13] [14] [15] [16] . The cost analysis detailed in this paper will not repeat this prior work, but rather focus on the cost differences between the structured ASIC devices outlined above. Figure 3 shows the silicon cost for the various structured ASIC devices versus 2D processing yield, assuming Murphy's 2D yield model [17] , 68 12-mm die per 150-mm wafer, and 19 20-mm die per 150-mm wafer. An idealized 100% 3D assembly yield and zero cost for the 3D assembly steps were also assumed. Even with these simplistic 3D assembly assumptions, it is concerning to note that the 18M-3D device with wafer-to-wafer assembly, currently the most commercially mature 3D processing method, follows a similar silicon cost curve as the 18M-2D device. The 18M-3D device with die-to-wafer assembly, which does not suffer from the compound yield problem of wafer-to-wafer assembly, follows a more gradual silicon cost curve and may be a more cost effective 3D replacement for the 18M-2D device, assuming die-to-wafer 3D assembly becomes a commercially viable technology.
Whereas silicon cost is a primary driver for high-volume products, low-volume products are equally constrained by development NRE costs. Fabrication mask NRE costs, shown in Figure 4 , are significantly lower for structured ASICs since only one custom mask is necessary per design [18] . This cost benefit increases significantly for structured 3D devices because each level still only requires one custom mask, whereas a custom 3D ASIC requires a new full mask set per level. Structured ASICs also help lower NRE costs by reducing fabrication durations, as shown in Figure 5 , thus shortening design iterations during ASIC design development.
3D Foundry
The structured ASICs described in this paper are designed for Sandia's 3.3-Volt, 0.35-μm, SOI (Silicon-on-Insulator) CMOS process [19] . This 150-mm wafer foundry, whose cross section is illustrated in Figure 6a , is a five metal layer process and requires 24 masks for standard 2D processing. Four additional masks are required for the 3D-specific layers. These layers include the TSV definition, back-side TSV bond pads, top-side bond pads, and vias between the top metal layer (metal-5) and the top-side bond pad.
High-density, front-end-of-line TSVs were developed to support the implementation of 3D structured ASICs. Since Sandia's foundry does not support copper processing, tungsten is used for the TSV metal material. As shown in Figure 6b , these TSVs are nominally 2-µm x 40-µm deep and are isolated from the silicon substrate by an SiO 2 insulator layer. Current designs have implemented TSV pitches as small as 20-µm. Figure 6c shows the backside of a wafer after it has been thinned to reveal the TSVs, prior to adding the back-side bond pads. As previously demonstrated in other technologies, the TSV resistance, shown in Figure 6d , is minimal and is not expected to significantly limit the electrical performance of the 3D structured ASIC platform.
For the 2D and 3D structured ASIC devices described in this paper, the via-2 mask is the only mask that is changed or customized to implement an application design-all other mask layers are fixed and are not re-generated. This allows structured ASIC wafers to be pre-fabricated up to via-2 and wait for application designs to be completed. Once an application design commits a via-2 mask, the remaining metal layers are fabricated, as well as the 3D bond pad layers in a 3D device. This pre-fabrication of most of the wafer layers provides the speed-up in fabrication times over a custom ASIC, which cannot begin fabrication until the application design has been completed.
3D Structured ASIC
The following constraints were imposed on the 6M-3D structured ASIC die design: (1) symmetry of 3D interconnects about Y-axis to support both face-to-face and face-to-back 3D assembly, which forces the back-side TSV pads to be paired and aligned with the top-side pads, (2) conservative 3D bond pad design rules (10x10-µm pads) to support the widest range of 3D assembly options, due to the variation in alignment tolerances between vendors and between wafer-to-wafer and die-to-wafer bonding technologies, and (3) same die size (12x12-mm) as the 6M-2D design to retain similar 2D yield and package I/O resources. It was also assumed that this 3D structured ASIC would use the same via-configurable logic fabric as the existing 2D structured ASICs.
The master tile, shown in Figure 7 , is the main cell used to lay out a structured ASIC device. Sandia's master tile is based on Triad Semiconductor's VCA TM technology [20] , and consists of 3K logic gates and 4K bits of dual-ported SRAM. The transistors in the master tile are overlaid with fixed metal layers that are used for signal routing and power distribution . To create a structured ASIC device, the master tile is simply arrayed and connected to an I/O pad frame and possibly other pre-built custom IP blocks. In conjunction with auto-placeand-route tools, custom via-2 mask layers are generated to configure the logic and routing resources for application specific designs. Since the layout efficiency of the master tile directly impacts its competitiveness against standard-cell custom ASIC designs, it has been heavily optimized across several structured ASIC device generations. As a result of these optimizations, the master tile layout is very dense through all of the process layers and in general is difficult to modify without increasing its area or decreasing its functionality. Figure 8 shows the impact of adding 3D interconnects to the master tile layout cell, which has an area of approximately 1-mm 2 . These 3D interconnects contain no active devices and are simply bare metal wires that hook into the master tile routing grid. There is a 1.2% area increase for adding the first 16 back-side/top-side 3D bond pad pairs and a 1.5% area increase for subsequent groups of 16. After the first 32 3D bond pads are added to the layout, 2.5% of the top metal layer signal routing tracks must be removed to create sp ace for additional 3D bond pads, likely decreasing the routability of application designs. An alternative arrangement of the 3D bond pads in the master tile layout avoids decreasing the signal routing tracks at the cost of a higher area overhead, a 16% area increase with 128 bond pads . Since the logic density of the master tile decreases inversely with the density of its 3D interconnects, the application domain requirements of the structured ASIC platform should be considered prior to selecting the number of 3D interconnects.
The 6M-3D structured ASIC, shown in Figure 9 , is targeted for coarse-grain 3D applications, where the number of 3D interconnects is relatively low and the primary 3D product drivers are size and power reduction. As a result, only 16 3D bond pads were added to its master tile, allowing it to retain all of the logic resources of the original 6M-2D structured ASIC device. The slight 1.2% increase in the master tile area was absorbed by spare area existing around the I/O pad frame, and did not cause the overall die size to increase. However, adding more than 16 3D interconnects to the master tile would have caused the die size to increase. To supplement the 2560 total master tile 3D interconnects, an additional 2400 3D interconnect bond pads were inserted around the edge of the die, between the master tile core and the peripheral I/O pads. The master tile and edge-located 3D interconnects are intended for signal transmission between die levels in a 3D stack, and not for power delivery or offpackage communication. In addition, due to the small size and large quantity, these 3D bond pads do not have ESD protection circuits and are not designed to be testable prior to 3D assembly.
The peripheral I/O pad frame of the 3D structured ASIC contains 416 probe pads and was modified to be symmetric about the Y-axis to support both face-to-face and face-to-back 3D assembly. A 4x11 grid of redundant 3D bond pads was inserted on each I/O pad, as shown in Figure 10 , to provide low impedance power delivery and off-package I/O signaling. These 3D bond pads are protected by ESD circuits in the peripheral I/O pad logic and are designed to provide wafer probe test access to the design prior to 3D assembly. Including the I/O pads, a total of 41,568 3D bond pads were added to the 6M-3D design. Figure 11 shows three validation designs that were implemented into the 6M-3D structured ASIC to characterize its performance. The first design, shown in Figure 11a , is a 2D-only implementation of an existing structured ASIC validation design used to verify the mastertile, I/O logic, and other resources in the structured ASIC [11] . The designs shown in Figure 11b and Figure 11c are 3D memory and logic circuits, which are designed for face-to-face 3D assembly. These latter designs contain a 3D memory BIST (MBIST) controller interfacing with a 3D memory located on a different die, as well as 3D daisy chain circuits . There are also 2D SRAM and MBIST reference circuits that are designed to be directly compared against the performance of the 3D circuits . Standard 2D CAD tools and design flows were used to implement the 3D designs, which required the expected manual optimizations for 3D design partitioning and clock tree timing [21] .
Experimental Results
Wafers containing the 6M-3D structured ASIC design, shown in Figure 12 , have completed 2D fabrication and wafer probe testing. The three validation designs were found to be functional and no design issues were discovered with the 6M-3D platform. Figure 13 shows structured ASIC leakage current data from three wafers, two with TSVs and one without TSVs. The cumulative distributions show no significant impact on leakage current from the addition of TSVs to the design. Likewise, Figure 14 shows no significant degradation in transistor delay chain performance. Based on wafer probe measurements , the 2D SRAM/MBIST reference circuits predict a 5X power improvement for the 3D implementation.
Although the 6M-3D wafers have not completed their final 3D processing and assembly steps at the time of this writing, previous 3D work using the 6M-2D device was successful. The 6M-2D device, while it does not contain TSVs or backside pads, was modified with 3D top-side pads and used for preliminary die-to-wafer 3D assembly experiments. Figure 15 shows a 6M-2D structured ASIC bonded face-to-face with a passive decoupling capacitor die, using Au thermalcompression bonding.
Conclusions
The design and cost analysis of a quick-turn 3D structured ASIC platform was presented. This analysis showed that 3D structured ASICs, coupled with a viable low-cost die-to-wafer 3D assembly technology, can meet the needs of low-volume cost-sensitive applications. Layout studies showed that even with high-density front-end-of-line TSVs, it is difficult to add a large number of 3D interconnects without impacting the gate densities or routability of a structured ASIC device. . Example 3D structured ASIC die stack assembled into a wire-bond package, with a 6M-2D structured ASIC die (bottom level) bonded face-to-face with a passive decoupling capacitor die (top level).
